

# **FPGA IP Core**

## SDR - HDR Colour Space Converter

This IP core performs the operations necessary to convert between SDR video and HDR video in either direction. The core can be loaded with industry recognised LUTs (look-up tables) to perform colour conversion between standards such as BT.709, BT.2100 & BT.2020. Optionally reconfigurable via AMBA<sup>®</sup> 4 AXI-Lite, the core can be used to optimise colours within a video pipeline for broadcast monitors, projection systems, medical displays and AV over IP.

#### Features

- Supports all common formats including 4Kp60
- Less than one line of latency
- LUT reprogramming on the fly
- Tetrahedral interpolation
- Configurable LUT size
- Works in AMD Vivado<sup>™</sup> IP Integrator
- Uses AMBA 4 AXI-Stream Video
- Uses standardised '. cube' file formats

Optional extensions include:

• Pre/post RGB ⇔ YCbCr conversion

High Dynamic Range

HDR

### Benefits

Easy to integrate using either RTL or AMD's block design flow, this highly configurable core delivers maximum functionality for minimum integration effort. Its tetrahedral interpolation provides faithful conversion resulting in high image quality. The core has been optimised for resource utilisation and timing closure, not only through efficient implementation but also through a carefully considered pipeline architecture.

### Demonstration

A demonstration is available showing this IP core upmapping SDR content to HDR. This runs on a ZCU104 Zynq<sup>™</sup> development board and uses AMD's HDMI 2.0 core to receive 4K30 input in RGB 24-bit format and output RGB in 30-bit HDR.

### Deliverables

The delivery package consists of:

- Encrypted Netlist or Encrypted RTL
- AMD IP Integration package
- Includes '. cube' file conversion utility
- Product guide



# **FPGA IP Core**

### **Resource Utilisation Guide**

Pixels In Parallel	Input Bit Depth	Output Bit Depth	3D LUT Size	LUT Width	RAMB36E	CLB LUTs	CLB Register
Single Buffer							
2	8	10	17 <sup>3</sup>	10	15	5889	7263
2	8	10	33 <sup>3</sup>	10	35	5015	6143
2	8	10	65 <sup>3</sup>	10	265	4241	5129
4	8	10	17 <sup>3</sup>	10	30	11591	13515
4	8	10	33 <sup>3</sup>	10	70	9871	11265
2	10	10	33 <sup>3</sup>	10	35	7213	8835
Double Buffer							
2	10	10	33 <sup>3</sup>	10	70	9239	10611

- Spartan<sup>™</sup> 7 FPGAs, Artix<sup>™</sup> 7 FPGAs
  100MHz target clock (74.25MHz required for 1080p60 @ 2PPC over SDI)
- Kintex<sup>™</sup> 7/Ultrascale<sup>™</sup>/Ultrascale+<sup>™</sup> FPGAs, Zynq<sup>™</sup> Ultrascale+ MPSoC, and Artix Ultrascale+ FPGAs
   300MHz target clock (297MHz required for 2160p60 @ 2PPC over SDI)



Performance subject to individual use-case and FPGA utilisation, congestion, and speed grade. The symbol "<sup>3</sup>" refers to the LUT being a cube. For example, a 17<sup>3</sup> LUT consists of 17x17x17 values.

#### Video Formats

Operations are performed at a pixel level, so image size and frame rate determine the necessary clock speed of the IP. The utilisation figures above are based on a clock speed of 300MHz, which is sufficient to handle 4K at 60 fps with a single instance. If a clock rate sufficient for a larger size or higher frame rate cannot be achieved, multiple instances of this block may be used in parallel.

#### About ITDev

Formed in 2000, ITDev have been developing FPGA video solutions for more than 15 years. Having operated in a range of markets including pro AV, broadcast, aerospace, security and healthcare, we're well placed to provide integration support, or even full product development.

You can find more information, including testimonials on our website at www.itdev.co.uk.

Example Block Diagram Interfaces

DOTA THERE

sdr\_to\_hdr\_1 + s\_axis + s\_axil\_ctrl s\_axil\_ctrl\_aclk s\_axil\_ctrl\_aresetn video\_clk video\_resetn

SDR <=> HDR

ner This product brief is for informational purposes only. The information in this brief is provided "as is" without warranty of any kind, either express or implied, including but not limited to the implied warranties of merchantability, fitness for a particular purpose, or noninfringement. This product brief may contain technical inaccuracies or typographical errors. The information contained in this product brief may be changed at any time without prior notice. In no event shall I.T. Dev Ltd. be liable for any damages whatsoever, including but not limited to direct, indirect, special, incidental, or consequential damages, arising out of or in connection with the use or inability to use the information contained in this product brief. This product brief may contain information related to intellectual property rights, including patents, trademarks, and copyrights. No license, express or implied, is granted by this product brief or by any information contained herein with respect to any intellectual property rights. All product names, logos, and brands are property of their respective owners. Use of these names, logos, and brands does not imply endorsement or affiliation. This product brief is governed by the laws of England and Wales, and any disputes arising out of or in connection with this product brief shall be subject to the exclusive jurisdiction of the courts of England and Wales. By using the information contained in this product brief, you agree to indemnify, defend, and hold harmless the author and the publisher from and against any and all claims, damages, liabilities costs, and expenses, including reasonable attorneys' fees, arising out of or in connection with your use of the information contained in this product brief

IP Reference # 2214

© 2024 I.T. Dev Ltd. Product Brief Version 1.4.0

www.itdev.co.uk sales@itdev.co.uk