FPGA IP - 3D LUT Colour Correction & Processing

Call: +44 (0)23 8098 8890
E-mail:

This IP core uses a three-dimensional look-up-table (3D LUT) for use in a video pipeline to manipulate colours in real time. Use cases include colour grading, colour correction, chroma keying, camera and screen calibration, and optional colour space conversion. The LUT can be loaded with values from standard tools or updated from your own software via an AMBA 4 AXI-Lite interface.

Download product details here.

For use with non-AMD devices, please contact us.

Features

  • Supports all common formats including 4Kp60
  • Less than one line of latency
  • LUT reprogramming on the fly
  • Tetrahedral Interpolation
  • Configurable LUT size
  • Works in AMD Vivado IP Integrator
  • Uses AMBA 4 AXI-Stream Video
  • Uses standardised '.cube' file formats

Optional extensions include

  • Pre/post RGB – YCbCr conversion

Benefits

Easy to integrate using either RTL or AMD’s block design flow, this highly configurable core delivers maximum functionality for minimum integration effort. Its tetrahedral interpolation provides faithful conversion resulting in high image quality. The core has been optimised for resource utilisation and timing closure, not only through efficient implementation but also through a carefully considered pipeline architecture.

Demonstration

A demonstration is available running on a ZCU104 Zynq development board and uses AMD’s HDMI 2.0 core to receive 4K30 input in RGB 24-bit format and output RGB in 30-bit HDR.

Deliverables

The delivery package consists of:

  • Encrypted Netlist or Encrypted RTL
  • AMD IP Integration package
  • Includes '.cube' file conversion utility
  • Product guide

To find out more, including resource utilisation and block diagram interfaces, please download the product brief or contact us to discuss your application further.

IET Enterprise Partners logo

Latest Blog Posts

Laurence at his desk in the office
Posted 29th August 2024, By Jon O
At ITDev, we are passionate about the work we do and the impact it has. Recently, we had the pleasure of welcoming a bright year 10 pupil, Laurence, for a 7 ...more
Joseph UKESF profile
Posted 5th August 2024, By Joseph S
We sponsored Joseph as a UKESF student, offering him a 1 year work placement. This is his report on the experience and what you can expect on a placement with ...more
VPK120 development board pictured wearing ear defenders with silent smiley on the fan
Posted 13th June 2023, By Aysa D
This blog contains the final steps for adding the minimal IP to send the necessary SYSMON data to the System Controller for controlling the fan on the AMD ...more
VPK120 development board pictured wearing ear defenders
Posted 25th May 2023, By Aysa D
Whilst developing on an AMD Versal VPK120 you will want to control the fan speed to keep the noise at manageable levels. This guide captures the steps taken to ...more

Latest News

IABM logo
Posted 30th August 2024
ITDev are pleased to announce becoming a silver member of the IABM. With a long-standing knowledge of creating custom solutions for the ...more
Posted 12th September 2023
ITDev is proud to announce the launch of a new FPGA video IP core. The core allows integrators to quickly and easily add high-quality colour space conversion ...more
Shot of Sydney Harbour Bridge
Posted 3rd March 2023
We welcome David back from Australia and review some of the actvities we've been engaged with in February 2023.
Posted 9th August 2022
Last month we attended the second TechNES FPGA Frontrunners event, here's our write up from the day ...