Case Study

Call: +44 (0)23 8098 8890
E-mail:

Case study posted 3rd July 2020

Aerospace compliant FPGA design

Client: Avionics equipment supplier

Client outcome: New proven trusted supplier

Summary

Our client had seen an opportunity to address a market opening through global expansion. They needed to build a new design team to develop the next product in their avionics product range. Typical of many companies in the UK, they were struggling to recruit high calibre engineers. 

The client wanted to outsource some of their FPGA design work for the next product while they continued their recruitment drive. The identified IP block to outsource was on the critical path and they needed to have a design which could meet aerospace certification. 

The client received the critical IP block on time and was able to handover further parts of the design. Their requirements had been refined in line with their expectations. The final delivery met the client’s aim of aerospace compliance.  

In final project feedback the client was pleased to note they now had a new 'proven capable supplier'.  

Situation

The client was building a new design team in the UK, to address a market opportunity. Whilst engaging in a recruitment programme they needed to outsource some critical FPGA IP development. The IP was to be integrated into a new product as part of their avionics product range. 

The client did not have enough engineering resources to begin development and were concerned further delay would impact their ability to meet timescales. 

Requirements were at an early stage and needed further refining. The main hardware platform was still in development, although early prototype boards were available for testing. The client’s main contact point had limited availability due to heavy travel plans. 

  • Engineering resource restrictions 

  • High level requirements needed refining 

  • On target testing and verification 

Key Issues

The requirements were only partially formed at the beginning of the project, and the hardware platform, to be used for testing and validation, was still in development when the project began. The system required ED-112 certification, which meant that many of the design elements were safety sensitive and had tight requirements. 

The client would frequently be travelling between their international office locations and was likely to be out of contact for periods of time. This meant as a supplier we would need to operate with a reasonable degree of independence and would be counted upon to make good design decisions in the absence of direct instructions. Due to limited time availability of the client it would be essential to keep up fast, clear and concise communications. 

  • ED-112 certification 

  • Hardware platform still in development 

  • Communication challenges

ITDev Contributions

Our FPGA engineers had existing experience interfacing FPGAs with asynchronous chips and were confident with how to proceed. Design and development of the functionality to store data on the Micron NAND flash memory was delivered to the customer well within the predicted time frame, exceeding the target write speeds and was verified thoroughly before delivery. As the relationship developed, the scope of our involvement increased, and we assigned more engineers to the project. 

Visibility and traceability were key requirements for the certification. Communications were formally recorded in newly created tickets or updates to existing ones. 

When developing IP, our preference is to utilise Continuous Integration and, to speed the deployment of this, we used our ACI (Accelerated CI) service. The resultant platform included an automated build and test procedure, which activated whenever a change was made to the repository.  

Over 250 individual system and unit tests were implemented as part of the verification activity in the CI environment. With our commitment to openness, the client benefited from shared access to this environment. This included access to all current and historical test results. 

During the verification stage, support was provided to the client on debugging using screen sharing. Additional debug support was provided via remote access to tools like SignalTap. Site visits were reserved for solving key issues working directly with the client. 

Despite only having high level requirements, the client received a solution in line with their expectations. 

  • VHDL implementation, mixed language (Verilog and VHDL) simulation  

  • Exceeded target write speeds for the NAND flash interface 

  • Openness and visibility at all stages of design 

  • Agile Kanban approach to managing tasks 

  • Assistance via remote access and client site visits

Client Benefits

The critical IP block was received on time. Requirements had been refined in line with expectations.  

The client was able to focus on final product verification, as we went on to deliver the complete FPGA implementation. 

The final delivery met aerospace compliance.  

The client was able to progress internal recruitment and still deliver the next product on time. 

In final project feedback the client was pleased to note they now had a new 'proven capable supplier'. 

  • On time delivery 

  • Aerospace compliance 

  • Trusted 'proven capable supplier'

ITDev was pleased to support aerospace certification of this product and continues to provide our client with technical help.
If you have a project you would like to discuss with us, please get in contact. We will assess if there is a conflict of interest before continuing any discussion.

Image credit

IET Enterprise Partners logo

Latest Blog Posts

Laurence at his desk in the office
Posted 29th August 2024, By Jon O
At ITDev, we are passionate about the work we do and the impact it has. Recently, we had the pleasure of welcoming a bright year 10 pupil, Laurence, for a 7 ...more
Joseph UKESF profile
Posted 5th August 2024, By Joseph S
We sponsored Joseph as a UKESF student, offering him a 1 year work placement. This is his report on the experience and what you can expect on a placement with ...more
VPK120 development board pictured wearing ear defenders with silent smiley on the fan
Posted 13th June 2023, By Aysa D
This blog contains the final steps for adding the minimal IP to send the necessary SYSMON data to the System Controller for controlling the fan on the AMD ...more
VPK120 development board pictured wearing ear defenders
Posted 25th May 2023, By Aysa D
Whilst developing on an AMD Versal VPK120 you will want to control the fan speed to keep the noise at manageable levels. This guide captures the steps taken to ...more

Latest News

IABM logo
Posted 30th August 2024
ITDev are pleased to announce becoming a silver member of the IABM. With a long-standing knowledge of creating custom solutions for the ...more
Posted 12th September 2023
ITDev is proud to announce the launch of a new FPGA video IP core. The core allows integrators to quickly and easily add high-quality colour space conversion ...more
Shot of Sydney Harbour Bridge
Posted 3rd March 2023
We welcome David back from Australia and review some of the actvities we've been engaged with in February 2023.
Posted 9th August 2022
Last month we attended the second TechNES FPGA Frontrunners event, here's our write up from the day ...